!xmLtiCaAJxfhURjrXl:matrix.org

NixOS RISC-V

115 Members
NixOS on RISC-V https://wiki.nixos.org/wiki/RISC-V https://pad.lassul.us/NixOS-riscv64-linux 35 Servers

Load older messages


SenderMessageTime
9 Apr 2024
@hive:the-apothecary.clubLi-ionDownload zeromq-log.txt22:11:14
@hive:the-apothecary.clubLi-ionwon't build for me on qemu22:12:42
@5m5z3q888q5prxkg:chat.lightnovel-dungeon.de@5m5z3q888q5prxkg:chat.lightnovel-dungeon.de changed their profile picture.23:12:30
10 Apr 2024
@thefossguy:matrix.orgPratham Patel (you can mention me)misuzu: is there any reason why you are using the vendor kernel? AFAIK, everything but PCIe (for a headless build box) has been merged upstream. Or did I just answer myself with "PCIe isn't yet in upstream?"02:10:37
@sorear:matrix.orgsorear
In reply to @thefossguy:matrix.org
sorear: https://www.theregister.com/2024/04/09/sifive_riscv_hifive/
will be interesting to see how this plays out with their documentation commitment, the GPU, and where they are going to position themselves (price, features, volume) relative to other SBC manufacturers. doesn't seem very specific to (a) me (b) nixos though
04:07:37
@thefossguy:matrix.orgPratham Patel (you can mention me)pinged you by mistake, the person I wanted to mention isn't in this room 04:08:40
@thefossguy:matrix.orgPratham Patel (you can mention me)but relevant to nixos since it's a good machine to have until Oasis launches with 128GB of DRAM04:09:05
@thefossguy:matrix.orgPratham Patel (you can mention me)Instead of boards with recent T-Head cores04:10:02
@sorear:matrix.orgsorearif you believe their claims about shipping dates, which I firmly don't04:10:06
@thefossguy:matrix.orgPratham Patel (you can mention me)I don't believe it until it's in my hands04:10:30
@thefossguy:matrix.orgPratham Patel (you can mention me) but it's a good estimate :) 04:10:36
@sorear:matrix.orgsorearnot that I mind shaking out reproducibility issues and finding bugs in (both!) cores by building things using both p550 and c920v204:10:55
@thefossguy:matrix.orgPratham Patel (you can mention me):)04:11:10
@sorear:matrix.orgsorearhaving andrew on the team is likely to result in fewer cases of "blatantly misunderstood the spec" but there's still a ton that can go wrong04:11:43
@sorear:matrix.orgsorearactually that probably doesn't help because they're probably big enough that the silicon teams don't talk to the ISA experts04:12:28
@thefossguy:matrix.orgPratham Patel (you can mention me)we'll see the real deal when upstreaming starts and they need to disclose the erratas04:12:58
@alex:tunstall.xyzAlex
In reply to @thefossguy:matrix.org
misuzu: is there any reason why you are using the vendor kernel? AFAIK, everything but PCIe (for a headless build box) has been merged upstream. Or did I just answer myself with "PCIe isn't yet in upstream?"
Unless it's been integrated in the past week, mainline also appears to be missing the PLL0 patch needed for running the CPU at 1.5 GHz instead of 1 GHz.
08:23:01
@cnx:loang.net@cnx:loang.net
In reply to @thefossguy:matrix.org
misuzu: is there any reason why you are using the vendor kernel? AFAIK, everything but PCIe (for a headless build box) has been merged upstream. Or did I just answer myself with "PCIe isn't yet in upstream?"
is pcie required for nvme?
08:24:23
@thefossguy:matrix.orgPratham Patel (you can mention me)
In reply to @alex:tunstall.xyz
Unless it's been integrated in the past week, mainline also appears to be missing the PLL0 patch needed for running the CPU at 1.5 GHz instead of 1 GHz.
A v4 was sent today morning
08:24:53
@alex:tunstall.xyzAlex
In reply to @cnx:loang.net
is pcie required for nvme?
I'd be very surprised if it isn't.
08:25:00
@thefossguy:matrix.orgPratham Patel (you can mention me)
In reply to @cnx:loang.net
is pcie required for nvme?
NVMe is over PCIe, so yes
08:25:31
@thefossguy:matrix.orgPratham Patel (you can mention me)
In reply to @thefossguy:matrix.org
A v4 was sent today morning
A v5 will happen but that should be the final one.
https://lore.kernel.org/linux-riscv/20240410033148.213991-1-xingyu.wu@starfivetech.com/T/#mc21269f266c6a7207416d57c98d5f4d64d46cf89
08:39:07
@ohyeah:beeper.comohyeah joined the room.18:31:00
@misuzu:matrix.orgmisuzu
In reply to @thefossguy:matrix.org
misuzu: is there any reason why you are using the vendor kernel? AFAIK, everything but PCIe (for a headless build box) has been merged upstream. Or did I just answer myself with "PCIe isn't yet in upstream?"
yep
19:52:45
14 Apr 2024
@hxr404:tchncs.dehxr404 ✨ [it/she] changed their display name from hxr404 ✨ [they/them] (offline) to hxr404 ✨ [they/them].15:30:58
15 Apr 2024
@nscnt:matrix.org@nscnt:matrix.org joined the room.10:08:49
@nscnt:matrix.org@nscnt:matrix.org left the room.17:37:55
16 Apr 2024
@hive:the-apothecary.clubLi-ionwas trying to compile zeromq so i could confirm the build failure on master but libuv has literally been taking 4 days to build21:20:40
@hive:the-apothecary.clubLi-ioni have no idea why it's taking so long, it's hever taken me that long to build before21:20:55
@hive:the-apothecary.clubLi-ionbegining to think it's a lost cause at this point21:21:09

Show newer messages


Back to Room ListRoom Version: 10